UsefulLinks
Engineering
Computer Engineering
VLSI Design
1. Introduction to VLSI
2. Fundamentals of MOS Transistors
3. CMOS Logic and Circuit Design
4. The VLSI Design Process
5. Physical Design
6. Verification and Testing
7. Timing and Power Analysis
8. Memory Design
9. System-on-Chip Design
10. Signal Integrity and Interconnect
11. Advanced VLSI Topics
9.
System-on-Chip Design
9.1.
SoC Architecture
9.1.1.
Processing Elements
9.1.2.
Memory Subsystem
9.1.3.
I/O Interfaces
9.1.4.
System Integration
9.2.
IP Core Integration
9.2.1.
Types of IP Cores
9.2.1.1.
Soft IP
9.2.1.2.
Firm IP
9.2.1.3.
Hard IP
9.2.2.
IP Qualification
9.2.3.
IP Integration Challenges
9.2.4.
IP Reuse Methodologies
9.3.
Bus Architectures
9.3.1.
Bus Protocols
9.3.2.
AMBA Bus Family
9.3.2.1.
AHB Bus
9.3.2.2.
APB Bus
9.3.2.3.
AXI Bus
9.3.3.
Other Bus Standards
9.3.3.1.
Avalon Bus
9.3.3.2.
Wishbone Bus
9.3.4.
Bus Performance Analysis
9.4.
Network-on-Chip
9.4.1.
NoC Topologies
9.4.1.1.
Mesh Topology
9.4.1.2.
Torus Topology
9.4.1.3.
Tree Topology
9.4.2.
Routing Algorithms
9.4.2.1.
Deterministic Routing
9.4.2.2.
Adaptive Routing
9.4.3.
Flow Control
9.4.4.
NoC Design Tools
9.5.
SoC Verification
9.5.1.
System-Level Verification
9.5.2.
Hardware-Software Co-Verification
9.5.3.
Virtual Prototyping
9.6.
SoC Testing
9.6.1.
Core-Based Testing
9.6.2.
Test Access Mechanisms
9.6.3.
Test Scheduling
Previous
8. Memory Design
Go to top
Next
10. Signal Integrity and Interconnect