Useful Links
Engineering
Computer Engineering
VLSI Design
1. Introduction to VLSI
2. Fundamentals of MOS Transistors
3. CMOS Logic and Circuit Design
4. The VLSI Design Process
5. Physical Design
6. Verification and Testing
7. Timing and Power Analysis
8. Memory Design
9. System-on-Chip Design
10. Signal Integrity and Interconnect
11. Advanced VLSI Topics
System-on-Chip Design
SoC Architecture
Processing Elements
Memory Subsystem
I/O Interfaces
System Integration
IP Core Integration
Types of IP Cores
Soft IP
Firm IP
Hard IP
IP Qualification
IP Integration Challenges
IP Reuse Methodologies
Bus Architectures
Bus Protocols
AMBA Bus Family
AHB Bus
APB Bus
AXI Bus
Other Bus Standards
Avalon Bus
Wishbone Bus
Bus Performance Analysis
Network-on-Chip
NoC Topologies
Mesh Topology
Torus Topology
Tree Topology
Routing Algorithms
Deterministic Routing
Adaptive Routing
Flow Control
NoC Design Tools
SoC Verification
System-Level Verification
Hardware-Software Co-Verification
Virtual Prototyping
SoC Testing
Core-Based Testing
Test Access Mechanisms
Test Scheduling
Previous
8. Memory Design
Go to top
Next
10. Signal Integrity and Interconnect