Useful Links
Engineering
Computer Engineering
VLSI Design
1. Introduction to VLSI
2. Fundamentals of MOS Transistors
3. CMOS Logic and Circuit Design
4. The VLSI Design Process
5. Physical Design
6. Verification and Testing
7. Timing and Power Analysis
8. Memory Design
9. System-on-Chip Design
10. Signal Integrity and Interconnect
11. Advanced VLSI Topics
Timing and Power Analysis
Static Timing Analysis
Timing Graph Construction
Timing Paths
Data Paths
Clock Paths
Asynchronous Paths
Delay Calculation
Gate Delay
Wire Delay
Interconnect Delay Models
Setup Time Analysis
Setup Violations
Setup Fixing Techniques
Hold Time Analysis
Hold Violations
Hold Fixing Techniques
Clock Domain Crossing
Clock Skew and Jitter
Clock Skew Sources
Jitter Types
Process Voltage Temperature Variations
On-Chip Variation
Statistical Static Timing Analysis
Multi-Mode Multi-Corner Analysis
Dynamic Timing Analysis
Simulation-Based Timing
Critical Path Identification
Timing Verification Flows
Power Analysis
Power Dissipation Sources
Dynamic Power
Switching Power
Short-Circuit Power
Static Power
Subthreshold Leakage
Gate Leakage
Junction Leakage
Power Estimation Techniques
Activity-Based Estimation
Probabilistic Estimation
Simulation-Based Estimation
Power Analysis Tools
Power Optimization Techniques
Clock Gating
Power Gating
Multi-Voltage Design
Dynamic Voltage Scaling
Multi-Threshold CMOS
Power Islands
Voltage Islands
Low-Power Design Methodologies
Power-Aware Synthesis
Power-Aware Place and Route
Power Delivery Network Analysis
IR Drop Analysis
Electromigration Analysis
Thermal Analysis
Heat Generation
Thermal Modeling
Thermal Management
Previous
6. Verification and Testing
Go to top
Next
8. Memory Design