VLSI Design

  1. Physical Design
    1. Introduction to Physical Layout
      1. Layout Abstraction Levels
        1. Layout Representation Formats
          1. GDSII Format
            1. OASIS Format
              1. LEF/DEF Formats
              2. Design Database Management
              3. Design Rules and Layout
                1. Lambda-based Design Rules
                  1. Concept and Application
                    1. Scalability Benefits
                    2. Micron-based Design Rules
                      1. Absolute Dimensions
                        1. Technology Nodes
                          1. Scaling Challenges
                          2. Design Rule Categories
                            1. Width Rules
                              1. Spacing Rules
                                1. Enclosure Rules
                                  1. Extension Rules
                                  2. Stick Diagrams
                                    1. Purpose and Construction
                                      1. Layout Planning
                                    2. Floorplanning
                                      1. Floorplan Objectives
                                        1. Block Placement and Shaping
                                          1. Aspect Ratio Considerations
                                            1. Block Orientation
                                            2. Power and Ground Planning
                                              1. Power Grid Design
                                                1. Power Ring Construction
                                                  1. Power Stripes
                                                    1. Electromigration Considerations
                                                    2. I/O Pad Placement
                                                      1. Pad Ring Design
                                                        1. Signal Integrity Considerations
                                                        2. Floorplan Optimization
                                                          1. Area Minimization
                                                            1. Wirelength Estimation
                                                            2. Hierarchical Floorplanning
                                                            3. Placement
                                                              1. Placement Objectives
                                                                1. Standard Cell Placement
                                                                  1. Row-Based Placement
                                                                    1. Site Alignment
                                                                    2. Placement Algorithms
                                                                      1. Min-Cut Placement
                                                                        1. Simulated Annealing
                                                                          1. Analytical Placement
                                                                            1. Force-Directed Placement
                                                                            2. Placement Constraints
                                                                              1. Timing-Driven Placement
                                                                                1. Congestion-Aware Placement
                                                                                2. Global and Detailed Placement
                                                                                  1. Placement Optimization
                                                                                  2. Clock Tree Synthesis
                                                                                    1. Clock Distribution Networks
                                                                                      1. Clock Tree Topologies
                                                                                        1. H-Tree Structure
                                                                                          1. Mesh Networks
                                                                                          2. Clock Skew Minimization
                                                                                            1. Skew Sources
                                                                                              1. Balancing Techniques
                                                                                              2. Clock Latency Minimization
                                                                                                1. Clock Buffering
                                                                                                  1. Buffer Insertion
                                                                                                    1. Buffer Sizing
                                                                                                    2. Clock Gating Integration
                                                                                                      1. Useful Skew Techniques
                                                                                                      2. Routing
                                                                                                        1. Routing Problem Formulation
                                                                                                          1. Global Routing
                                                                                                            1. Routing Resource Estimation
                                                                                                              1. Congestion Analysis
                                                                                                                1. Layer Assignment
                                                                                                                2. Detailed Routing
                                                                                                                  1. Track Assignment
                                                                                                                    1. Via Minimization
                                                                                                                      1. Design Rule Compliance
                                                                                                                      2. Routing Algorithms
                                                                                                                        1. Maze Routing
                                                                                                                          1. Line Search Algorithms
                                                                                                                            1. Channel Routing
                                                                                                                              1. Switchbox Routing
                                                                                                                              2. Multi-Layer Routing
                                                                                                                                1. Special Net Routing
                                                                                                                                  1. Power and Ground Routing
                                                                                                                                    1. Clock Routing
                                                                                                                                  2. Parasitic Extraction
                                                                                                                                    1. Resistance Extraction
                                                                                                                                      1. Sheet Resistance
                                                                                                                                        1. Via Resistance
                                                                                                                                        2. Capacitance Extraction
                                                                                                                                          1. Plate Capacitance
                                                                                                                                            1. Fringing Capacitance
                                                                                                                                              1. Coupling Capacitance
                                                                                                                                              2. Inductance Extraction
                                                                                                                                                1. Self Inductance
                                                                                                                                                  1. Mutual Inductance
                                                                                                                                                  2. Parasitic Modeling
                                                                                                                                                    1. RC Networks
                                                                                                                                                      1. RLC Networks
                                                                                                                                                      2. Impact on Performance
                                                                                                                                                        1. Delay Calculation
                                                                                                                                                          1. Power Analysis
                                                                                                                                                        2. Timing Closure
                                                                                                                                                          1. Timing Analysis in Layout
                                                                                                                                                            1. Static Timing Analysis Integration
                                                                                                                                                              1. Iterative Optimization
                                                                                                                                                                1. Placement Optimization
                                                                                                                                                                  1. Routing Optimization
                                                                                                                                                                    1. Buffer Insertion
                                                                                                                                                                    2. Engineering Change Orders
                                                                                                                                                                      1. Metal-Only ECOs
                                                                                                                                                                        1. Standard Cell ECOs
                                                                                                                                                                      2. Physical Verification Integration
                                                                                                                                                                        1. DRC-Clean Layout
                                                                                                                                                                          1. LVS-Clean Layout
                                                                                                                                                                            1. Antenna Rule Compliance

                                                                                                                                                                          Previous

                                                                                                                                                                          4. The VLSI Design Process

                                                                                                                                                                          Go to top

                                                                                                                                                                          Next

                                                                                                                                                                          6. Verification and Testing