Microprocessors and Embedded Systems

  1. Microprocessor Architecture and Organization
    1. Basic Microprocessor Structure
      1. Central Processing Unit Components
        1. Arithmetic Logic Unit
          1. Control Unit
            1. Register File
            2. Bus Architecture
              1. Address Bus
                1. Data Bus
                  1. Control Bus
                  2. Memory Interface
                    1. Input/Output Interface
                    2. Processor Registers
                      1. General Purpose Registers
                        1. Data Registers
                          1. Address Registers
                          2. Special Purpose Registers
                            1. Program Counter
                              1. Stack Pointer
                                1. Status Register
                                  1. Instruction Register
                                    1. Memory Address Register
                                      1. Memory Data Register
                                    2. Instruction Set Architecture
                                      1. Instruction Format
                                        1. Fixed Length Instructions
                                          1. Variable Length Instructions
                                          2. Addressing Modes
                                            1. Immediate Addressing
                                              1. Direct Addressing
                                                1. Indirect Addressing
                                                  1. Indexed Addressing
                                                    1. Relative Addressing
                                                      1. Implied Addressing
                                                      2. Instruction Types
                                                        1. Data Transfer Instructions
                                                          1. Arithmetic Instructions
                                                            1. Logical Instructions
                                                              1. Control Transfer Instructions
                                                                1. Input/Output Instructions
                                                              2. Architectural Classifications
                                                                1. Von Neumann Architecture
                                                                  1. Stored Program Concept
                                                                    1. Memory Organization
                                                                      1. Execution Model
                                                                      2. Harvard Architecture
                                                                        1. Separate Program and Data Memory
                                                                          1. Performance Advantages
                                                                            1. Modified Harvard Architecture
                                                                            2. RISC vs CISC
                                                                              1. RISC Characteristics
                                                                                1. CISC Characteristics
                                                                                  1. Performance Comparison
                                                                                2. Instruction Execution
                                                                                  1. Instruction Cycle
                                                                                    1. Fetch Phase
                                                                                      1. Decode Phase
                                                                                        1. Execute Phase
                                                                                          1. Store Phase
                                                                                          2. Pipelining
                                                                                            1. Pipeline Stages
                                                                                              1. Pipeline Performance
                                                                                                1. Pipeline Hazards
                                                                                                  1. Hazard Resolution Techniques
                                                                                                  2. Superscalar Architecture
                                                                                                    1. Out-of-Order Execution

                                                                                                  Previous

                                                                                                  2. Digital System Fundamentals

                                                                                                  Go to top

                                                                                                  Next

                                                                                                  4. Microcontroller Architecture