Digital Logic Design

  1. Registers and Counters
    1. Registers
      1. Basic Register Operations
        1. Parallel Load
          1. Clear Operation
            1. Clock Enable
            2. Shift Registers
              1. Serial-In Serial-Out
                1. Structure and Operation
                  1. Timing Diagrams
                  2. Serial-In Parallel-Out
                    1. Structure and Operation
                    2. Parallel-In Serial-Out
                      1. Structure and Operation
                      2. Parallel-In Parallel-Out
                        1. Structure and Operation
                        2. Bidirectional Shift Register
                          1. Left and Right Shift Operations
                            1. Mode Control
                          2. Universal Shift Register
                            1. Mode Selection
                              1. Functionality and Applications
                              2. Register Applications
                                1. Data Storage
                                  1. Data Transfer
                                    1. Serial Communication
                                  2. Counters
                                    1. Ripple Counters
                                      1. Binary Ripple Counter
                                        1. Structure and Operation
                                          1. Timing Analysis
                                            1. Propagation Delay Issues
                                            2. Decade Counter
                                              1. BCD Ripple Counter
                                                1. Modulo-10 Operation
                                                2. Modulo-N Counters
                                                  1. Design Techniques
                                                    1. Reset Methods
                                                  2. Synchronous Counters
                                                    1. Binary Up Counter
                                                      1. Design and Operation
                                                        1. Enable Logic
                                                        2. Binary Down Counter
                                                          1. Design and Operation
                                                          2. Up-Down Counter
                                                            1. Mode Control
                                                              1. Design Implementation
                                                              2. BCD Counter
                                                                1. Synchronous Design
                                                                  1. State Sequence
                                                                  2. Modulo-N Synchronous Counters
                                                                    1. Design Methodology
                                                                      1. State Assignment
                                                                    2. Special Counters
                                                                      1. Ring Counter
                                                                        1. Structure and Operation
                                                                          1. Johnson Counter
                                                                            1. Structure and Operation
                                                                              1. Twisted Ring Counter
                                                                                1. Decoding States
                                                                            2. Counter Applications
                                                                              1. Frequency Division
                                                                                1. Timing Generation
                                                                                  1. Event Counting
                                                                                    1. Address Generation

                                                                                Previous

                                                                                5. Synchronous Sequential Logic

                                                                                Go to top

                                                                                Next

                                                                                7. Asynchronous Sequential Logic