STM32 Microcontroller Development

  1. Serial Communication Interfaces
    1. Universal Synchronous/Asynchronous Receiver/Transmitter (USART/UART)
      1. USART vs UART Differences
        1. Frame Format Configuration
          1. Start Bit
            1. Data Bits (7, 8, 9)
              1. Parity Bit (None, Even, Odd)
                1. Stop Bits (1, 1.5, 2)
                2. Baud Rate Generation
                  1. Baud Rate Register (BRR)
                    1. Oversampling Configuration
                    2. Transmission and Reception
                      1. Polling Mode
                        1. Interrupt Mode
                          1. DMA Mode
                          2. Flow Control
                            1. Hardware Flow Control (RTS/CTS)
                              1. Software Flow Control (XON/XOFF)
                              2. Error Detection and Handling
                                1. Overrun Error
                                  1. Framing Error
                                    1. Parity Error
                                      1. Noise Error
                                      2. Multi-processor Communication
                                        1. Address Mark Detection
                                          1. Wake-up Methods
                                        2. Serial Peripheral Interface (SPI)
                                          1. SPI Protocol Overview
                                            1. Master and Slave Modes
                                              1. Clock Configuration
                                                1. Clock Polarity (CPOL)
                                                  1. Clock Phase (CPHA)
                                                    1. SPI Modes (0, 1, 2, 3)
                                                    2. Data Frame Format
                                                      1. 8-bit and 16-bit Frames
                                                        1. MSB/LSB First
                                                        2. Chip Select Management
                                                          1. Hardware NSS
                                                            1. Software NSS
                                                              1. Multi-slave Configuration
                                                              2. Communication Modes
                                                                1. Full-Duplex
                                                                  1. Half-Duplex
                                                                    1. Simplex
                                                                    2. SPI with DMA
                                                                      1. TX and RX DMA Configuration
                                                                        1. Circular Buffer Implementation
                                                                      2. Inter-Integrated Circuit (I2C)
                                                                        1. I2C Protocol Fundamentals
                                                                          1. Master and Slave Operation
                                                                            1. Addressing Modes
                                                                              1. 7-bit Addressing
                                                                                1. 10-bit Addressing
                                                                                  1. General Call Address
                                                                                  2. I2C Transaction Structure
                                                                                    1. Start Condition
                                                                                      1. Address Phase
                                                                                        1. Data Phase
                                                                                          1. Stop Condition
                                                                                          2. Acknowledgment Handling
                                                                                            1. ACK and NACK Generation
                                                                                              1. ACK Failure Detection
                                                                                              2. Advanced I2C Features
                                                                                                1. Clock Stretching
                                                                                                  1. Multi-master Arbitration
                                                                                                    1. SMBus Compatibility
                                                                                                    2. I2C Error Handling
                                                                                                      1. Bus Error Detection
                                                                                                        1. Arbitration Lost
                                                                                                          1. Timeout Management

                                                                                                      Previous

                                                                                                      8. Direct Memory Access (DMA)

                                                                                                      Go to top

                                                                                                      Next

                                                                                                      10. Analog Peripherals