Useful Links
Computer Science
Programming
LLVM Compiler Backend
1. Introduction to Compiler Backends and LLVM
2. LLVM Intermediate Representation
3. Target Description Infrastructure
4. Instruction Selection
5. Register Allocation
6. Instruction Scheduling
7. Code Emission and Finalization
8. Advanced Backend Features
9. Backend Development
Instruction Selection
Code Generation Pipeline
Pass Sequence
Pass Dependencies
Pass Ordering
SelectionDAG Framework
DAG Construction
IR to DAG Translation
Node Creation
Edge Formation
DAG Node Types
SDNode Properties
Value Types
Node Operations
Machine Value Types
Type Representation
Type Promotion
Type Demotion
Legalization Process
Type Legalization
Type Splitting
Type Widening
Operation Legalization
Operation Expansion
Operation Promotion
DAG Optimization
Node Combining
Redundancy Elimination
Pattern Recognition
Pattern Matching
TableGen Patterns
Custom Selection
Pattern Priorities
DAG Scheduling
Instruction Ordering
Dependency Analysis
GlobalISel Framework
Design Motivation
MachineIR Representation
GlobalISel Pipeline
IRTranslator Pass
Legalizer Pass
RegisterBankSelect Pass
InstructionSelect Pass
Generic Machine Instructions
Register Banks
Previous
3. Target Description Infrastructure
Go to top
Next
5. Register Allocation