FPGA Development

  1. The FPGA Design Flow
    1. Overview of the Toolchain
      1. Vendor Toolchains
        1. Xilinx Vivado
          1. Intel Quartus Prime
            1. Lattice Diamond
              1. Microsemi Libero
              2. Third-Party Tools
                1. Synopsys Design Compiler
                  1. Cadence Genus
                  2. Design Flow Stages
                    1. Project Management
                    2. Design Entry
                      1. Writing HDL Code
                        1. Text Editors and IDEs
                          1. Syntax Highlighting
                            1. Code Templates
                            2. Schematic Capture
                              1. Graphical Design Entry
                                1. Symbol Libraries
                                2. IP Integrator Tools
                                  1. Block Design Environment
                                    1. IP Catalog
                                      1. Custom IP Creation
                                      2. Design Constraints Entry
                                        1. Timing Constraints
                                          1. Physical Constraints
                                            1. Design Rule Constraints
                                          2. Simulation and Functional Verification
                                            1. Purpose of Simulation
                                              1. Simulation Types
                                                1. Behavioral Simulation
                                                  1. Post-Synthesis Simulation
                                                    1. Post-Implementation Simulation
                                                    2. Verifying Logic Before Synthesis
                                                      1. Writing Testbenches
                                                        1. Stimulus Generation
                                                          1. Manual Test Vectors
                                                            1. Automated Test Generation
                                                            2. Analyzing Waveforms
                                                              1. Debugging Simulation Results
                                                                1. Coverage Analysis
                                                                2. Synthesis
                                                                  1. HDL to Netlist Translation
                                                                    1. Logic Optimization
                                                                      1. Boolean Optimization
                                                                        1. Resource Sharing
                                                                          1. Constant Propagation
                                                                            1. Dead Code Elimination
                                                                            2. Technology Mapping
                                                                              1. LUT Mapping
                                                                                1. DSP Inference
                                                                                  1. BRAM Inference
                                                                                  2. Resource Estimation
                                                                                    1. Synthesis Reports
                                                                                      1. Synthesis Constraints
                                                                                      2. Implementation
                                                                                        1. Placement
                                                                                          1. Assigning Logic to Physical Locations
                                                                                            1. Placement Algorithms
                                                                                              1. Placement Constraints
                                                                                                1. Floorplanning
                                                                                                2. Routing
                                                                                                  1. Connecting Logic with Interconnects
                                                                                                    1. Routing Algorithms
                                                                                                      1. Routing Constraints
                                                                                                        1. Congestion Analysis
                                                                                                        2. Optimization
                                                                                                          1. Timing-Driven Optimization
                                                                                                            1. Power Optimization
                                                                                                              1. Area Optimization
                                                                                                            2. Timing Analysis
                                                                                                              1. Static Timing Analysis
                                                                                                                1. Setup Time Analysis
                                                                                                                  1. Hold Time Analysis
                                                                                                                    1. Clock Skew Analysis
                                                                                                                    2. Timing Reports
                                                                                                                      1. Worst Negative Slack
                                                                                                                        1. Total Negative Slack
                                                                                                                          1. Critical Path Reports
                                                                                                                          2. Verifying Performance Against Constraints
                                                                                                                            1. Identifying Timing Violations
                                                                                                                              1. Timing Closure Techniques
                                                                                                                              2. Power Analysis
                                                                                                                                1. Static Power Analysis
                                                                                                                                  1. Dynamic Power Analysis
                                                                                                                                    1. Power Optimization Techniques
                                                                                                                                      1. Power Reports
                                                                                                                                      2. Bitstream Generation
                                                                                                                                        1. Creating the Final Configuration File
                                                                                                                                          1. Bitstream Formats
                                                                                                                                            1. Compression Options
                                                                                                                                              1. Security and Encryption Options
                                                                                                                                                1. Bitstream Encryption
                                                                                                                                                  1. Authentication
                                                                                                                                                  2. Partial Reconfiguration Bitstreams
                                                                                                                                                  3. Hardware Programming and Debugging
                                                                                                                                                    1. Programming Interfaces
                                                                                                                                                      1. JTAG
                                                                                                                                                        1. SPI
                                                                                                                                                          1. BPI
                                                                                                                                                            1. SelectMAP
                                                                                                                                                            2. Loading the Bitstream onto the FPGA
                                                                                                                                                              1. Configuration Modes
                                                                                                                                                                1. In-System Debugging
                                                                                                                                                                  1. Logic Analyzers
                                                                                                                                                                    1. Virtual I/O
                                                                                                                                                                      1. Debug Cores
                                                                                                                                                                      2. Hardware Validation
                                                                                                                                                                        1. Board-Level Testing

                                                                                                                                                                      Previous

                                                                                                                                                                      3. Hardware Description Languages

                                                                                                                                                                      Go to top

                                                                                                                                                                      Next

                                                                                                                                                                      5. Simulation and Verification