UsefulLinks
Computer Science
Quantum Computing
Quantum Computing
1. Foundations of Quantum Computing
2. The Qubit: The Quantum Bit
3. Multi-Qubit Systems
4. Quantum Gates and Circuits
5. Core Quantum Phenomena for Computation
6. Quantum Algorithms
7. Physical Realizations of Quantum Computers
8. Challenges in Building Quantum Computers
9. Applications and Impact
10. Quantum Software and Programming
11. Advanced Topics and Future Directions
10.
Quantum Software and Programming
10.1.
Quantum Programming Models
10.1.1.
Circuit-Based Model
10.1.1.1.
Gate-Level Programming
10.1.1.2.
Circuit Depth and Width
10.1.1.3.
Quantum Assembly Languages
10.1.2.
Adiabatic and Annealing Models
10.1.2.1.
Quantum Annealing Principles
10.1.2.2.
Problem Mapping
10.1.2.3.
Ising Model Formulation
10.1.3.
Measurement-Based Quantum Computation
10.1.3.1.
Cluster States
10.1.3.2.
One-Way Quantum Computing
10.1.3.3.
Graph States
10.1.4.
Topological Quantum Computing Model
10.2.
Quantum Programming Languages
10.2.1.
High-Level Quantum Languages
10.2.1.1.
Q#
10.2.1.2.
Qiskit
10.2.1.3.
Cirq
10.2.1.4.
Silq
10.2.2.
Quantum Assembly Languages
10.2.2.1.
OpenQASM
10.2.2.2.
Quil
10.2.3.
Classical-Quantum Hybrid Languages
10.3.
Quantum Software Development Kits (SDKs)
10.3.1.
IBM Qiskit
10.3.1.1.
Circuit Construction
10.3.1.2.
Quantum Algorithms Library
10.3.1.3.
Hardware Access
10.3.2.
Google Cirq
10.3.2.1.
NISQ-Era Focus
10.3.2.2.
Hardware Integration
10.3.3.
Xanadu PennyLane
10.3.3.1.
Quantum Machine Learning
10.3.3.2.
Differentiable Programming
10.3.4.
Microsoft Quantum Development Kit
10.3.5.
Other Notable SDKs
10.3.5.1.
Rigetti Forest
10.3.5.2.
IonQ SDK
10.3.6.
Programming at the Pulse Level
10.3.6.1.
Pulse Schedules
10.3.6.2.
Hardware Calibration
10.3.6.3.
Low-Level Control
10.4.
Quantum Compilers and Transpilers
10.4.1.
Gate Synthesis
10.4.1.1.
Decomposition into Native Gates
10.4.1.2.
Approximation Algorithms
10.4.2.
Circuit Optimization
10.4.2.1.
Reducing Gate Count
10.4.2.2.
Minimizing Circuit Depth
10.4.2.3.
Commutation Relations
10.4.3.
Mapping to Hardware Topologies
10.4.3.1.
Qubit Routing
10.4.3.2.
Connectivity Constraints
10.4.3.3.
SWAP Insertion
10.4.4.
Error Mitigation Techniques
10.4.4.1.
Zero-Noise Extrapolation
10.4.4.2.
Readout Error Mitigation
10.4.4.3.
Symmetry Verification
10.5.
Accessing Quantum Hardware
10.5.1.
Cloud-Based Quantum Computing Platforms
10.5.1.1.
IBM Quantum Network
10.5.1.2.
Google Quantum AI
10.5.1.3.
Amazon Braket
10.5.1.4.
Microsoft Azure Quantum
10.5.2.
Quantum Simulators
10.5.2.1.
Classical Simulation of Quantum Circuits
10.5.2.2.
Limitations and Use Cases
10.5.2.3.
Noise Simulation
10.5.3.
Hybrid Computing Architectures
Previous
9. Applications and Impact
Go to top
Next
11. Advanced Topics and Future Directions