UsefulLinks
Computer Science
Cybersecurity
Firmware Security
1. Introduction to Firmware Security
2. Types of Firmware
3. Hardware-Enabled Security Foundations
4. The Secure Firmware Lifecycle
5. Securing the Boot Process
6. Firmware Attack Vectors and Vulnerabilities
7. Firmware Analysis and Reverse Engineering
8. Platform-Specific Security Considerations
9. Industry Standards and Best Practices
10. Firmware Security Assessment and Testing
11. Incident Response and Forensics
12. Emerging Trends and Future Considerations
3.
Hardware-Enabled Security Foundations
3.1.
Trusted Platform Module (TPM)
3.1.1.
TPM Architecture and Functions
3.1.1.1.
TPM 1.2 vs TPM 2.0
3.1.1.2.
Cryptographic Key Generation
3.1.1.3.
Secure Storage and Sealing
3.1.1.4.
Random Number Generation
3.1.2.
Platform Configuration Registers (PCRs)
3.1.2.1.
Measurement Storage
3.1.2.2.
PCR Banks
3.1.2.3.
Use in Attestation
3.1.2.4.
Extend Operations
3.1.3.
Key Hierarchy and Management
3.1.3.1.
Endorsement Key (EK)
3.1.3.2.
Storage Root Key (SRK)
3.1.3.3.
Attestation Identity Key (AIK)
3.1.3.4.
Key Derivation Functions
3.1.4.
TPM Commands and Operations
3.1.4.1.
Administrative Commands
3.1.4.2.
Cryptographic Operations
3.1.4.3.
Attestation Commands
3.1.5.
Remote Attestation
3.1.5.1.
Attestation Protocols
3.1.5.2.
Quote Generation
3.1.5.3.
Use Cases and Applications
3.2.
Intel Security Technologies
3.2.1.
Intel Boot Guard
3.2.1.1.
Verified Boot Process
3.2.1.2.
Policy Enforcement
3.2.1.3.
Key Management
3.2.2.
Intel BIOS Guard
3.2.2.1.
BIOS Update Protection
3.2.2.2.
Rollback Prevention
3.2.2.3.
Secure Update Process
3.2.3.
Intel Software Guard Extensions (SGX)
3.2.3.1.
Secure Enclave Creation
3.2.3.2.
Application Isolation
3.2.3.3.
Memory Encryption
3.2.4.
Converged Security and Management Engine (CSME)
3.2.4.1.
Platform Security Services
3.2.4.2.
Firmware Management
3.2.4.3.
Security Vulnerabilities
3.2.5.
Intel Trusted Execution Technology (TXT)
3.2.5.1.
Dynamic Root of Trust
3.2.5.2.
Measured Boot Extensions
3.3.
AMD Security Technologies
3.3.1.
AMD Secure Processor (PSP)
3.3.1.1.
Secure Boot Capabilities
3.3.1.2.
Cryptographic Operations
3.3.1.3.
Platform Security Functions
3.3.2.
Secure Encrypted Virtualization (SEV)
3.3.2.1.
Memory Encryption
3.3.2.2.
Virtual Machine Isolation
3.3.2.3.
Key Management
3.3.3.
Platform Secure Boot (PSB)
3.3.3.1.
Boot Process Protection
3.3.3.2.
Key Management
3.3.3.3.
Policy Enforcement
3.3.4.
AMD Memory Guard
3.3.4.1.
Memory Encryption
3.3.4.2.
Protection Mechanisms
3.4.
ARM TrustZone
3.4.1.
Architecture Overview
3.4.1.1.
Secure World and Normal World
3.4.1.2.
Isolation Mechanisms
3.4.1.3.
Secure Resource Management
3.4.2.
Secure Monitor
3.4.2.1.
Secure Monitor Call (SMC)
3.4.2.2.
Context Switching
3.4.2.3.
Secure Service Invocation
3.4.3.
TrustZone Implementation
3.4.3.1.
Hardware Components
3.4.3.2.
Software Components
3.4.3.3.
Security Policies
Previous
2. Types of Firmware
Go to top
Next
4. The Secure Firmware Lifecycle